

BEST AVAILABLE COPY

(11) Publication number:

04323834 A

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 03092119

(51) Intl. Cl.: H01L 21/336 H01L 29/784 H01L 21/205 H01L 21/84

(22) Application date: 23.04.91

(30) Priority:

(43) Date of application publication: 13.11.92

(84) Designated contracting

(71) Applicant: SEIKO EPSON CORP

(72) Inventor: OKA HIDEAKI

(74) Representative:

MANUFACTURE THEREOF DEVICE AND (54) SEMICONDUCTOR

(57) Abstract:

a fluorine content in a polycrystalline effect transistor by a method wherein current of an insulated gate type field be not higher than 1×1018/cm3. semiconductor layer is controlled to PURPOSE: To reduce the OFF

semiconductor layer 109 mainly CONSTITUTION: A polycrystalline

gate insulating film. The controlled as to be not higher than semiconductor layer 109 is so polycrystalline semiconductor layer insulating layer 107 which is to be a content in the polycrystalline activated by annealing. A fluorine regions 110. The source/drain regions monosilane, disilane, trisilane or the method with mixed gas composed of made of silicon is formed on an type field effect transistor can be the OFF current of an insulated gate respectively. With this constitution, with different temperatures is performed in a plurality of times annealing treatment for the activation impurities to form source/drain fluorine ions are implanted as 1×1018 /cm³. It is to be noted that the 110 formed by ion implantation are 1:20-1:200 as reactive gas. Then like and hydrogen gas with a ratio of 109 is formed by a plasma CVD

COPYRIGHT: (C)1992,JPO&Japio

04323834 A